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Abstract 
Comparative studies of different single-phase phase-locked loops (PLL) algorithms have been made. 
They show that the PLL based on sample delay (dPLL), presents the lowest computational load and is 
as robust as the three-phase synchronous reference frame PLL dqPLL by input signal amplitude and 
phase variations. Its weakness appears when the input signal frequency differs from its rated 
frequency: it depicts a steady error on the calculated signal phase-angle. After a brief review of the 
dqPLL which constitutes de base structure of the dPLL, the following work will present three methods 
that improves the phase detection accuracy of dPLL. It is shown that the modifications brought in the 
original structure do not influence the robustness and stability of the algorithm but reduce the phase 
angle offset error by input signal frequency variation. This is corroborated by tests including not only 
the fundamental input voltage disturbance like amplitude, phase and frequency variation but also 
harmonic voltage distortion. 
Key words: single-phase PLL, transfer delay PLL, phase-angle correction, frequency variation, harmonic 
distortion. 
1 Introduction 
Over the last decades the electricity market trade has led to more and more interconnected power 
grid. In addition to that, the worldwide exploding concern toward the environment’s health by 
adopting many laws to reduce the pollution related to electricity generation and usage boosted the 
small scale decentralized power generation that is in most case connected to the main grid. The 
synchronisation that makes all these power interconnections possible relies on a critical component: 
the phase-locked-loop (PLL) [1] [2]. The PLL computes the grid voltage frequency, phase angle and 
most of the time also the amplitude. These information represent the basic data for many operations 
such as power grid conditioning, reactive and active power control [3] [4], security and protection 
processes [5] [6].  
There are two main groups of PLL’s implementations algorithms: the single-phase PLL and three-phase 
PLLs for single-phase and three-phase voltage system respectively. Comparative studies of different 
single-phase PLL algorithms have been presented in [7] [8] [9] and it shows that PLL based on sample 
delay, the delay PLL dPLL, presents the lowest computational load and is as robust as the three-phase 
synchronous reference frame PLL dqPLL by input signal amplitude and phase variations. Its weakness 
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appears when the input signal frequency differs from its rated frequency: it depicts a steady error on 
the calculated signal phase position. After a brief overview of the dqPLL of which a big part of the 
algorithm is also used for the dPLL, this document will presents three methods to cancel the dPLL 
steady phase-error by input signal frequency change. 
2 Synchronous Reference Frame PLL – dqPLL 
 
Figure 1: Block diagram of the synchronous Reference Frame PLL – dqPLL 
The working principle of the dqPLL, depicted on Figure 1 [7] is based on regulating the voltage direct 
component 𝑈𝑑in the rotating dq-frame to zero. The α- and β-voltage components obtained from the 
Clark Transform, are transformed into the d-q rotating frame and the direct component is regulated 
through a PI controller to zero while the quadrature component will converge to the signal amplitude 
and the controller output value will then correspond to the input signal angular velocity. Ud is 
calculated using the estimated phase angle that is the integrated value of the estimated angular 
velocity. In a balanced and harmonic free system, 𝑈𝑑and 𝑈𝑞are expressed as: 
[
𝑈𝑑
𝑈𝑞
] = [sin 𝜃 − cos 𝜃
cos 𝜃 sin 𝜃
] . [
𝑈𝛼
𝑈𝛽
] 
𝑊ℎ𝑒𝑟𝑒 {
𝑈𝛼 = 𝑈 cos 𝜃
𝑈𝛽 = 𝑈 sin 𝜃
 𝑤𝑖𝑡ℎ 𝑈 𝑒𝑞𝑢𝑎𝑙𝑠 𝑡ℎ𝑒 𝑖𝑛𝑝𝑢𝑡 𝑠𝑖𝑔𝑛𝑎𝑙 𝑎𝑚𝑝𝑙𝑖𝑡𝑢𝑑𝑒 
(1) 
Then 
{
𝑈𝑑 = 𝑈 cos 𝜃 sin 𝜃 − 𝑈 sin 𝜃 cos 𝜃
𝑈𝑞 = 𝑈 cos 𝜃 cos 𝜃 + 𝑈 sin 𝜃 sin 𝜃
→ {
𝑈𝑑 = −𝑈 𝑠𝑖𝑛(𝜃 − 𝜃)
𝑈𝑞 = 𝑈 cos(𝜃 − 𝜃)
 (2) 
These equations show that when the estimated phase angle 𝜃 is nearing the real phase angle 𝜃, Ud will 
approximate zero while Uq will tend to the input voltage amplitude. For small value of ∆𝜃 = 𝜃 − 𝜃, 
when the estimated phase angle is close to the real one, the direct component can be simplified to: 
𝑈𝑑 =  −𝑈 ∙ ∆𝜃 (3) 
From the block diagram, we can write: 
−𝑈𝑑 = 𝑈(𝜔𝑡 − ?̂?𝑡) 
−𝑈𝑑 = 𝑈 (
𝜔
𝑠
−
?̂?
𝑠
) = 𝑈 (
𝜔
𝑠
−
1
𝑠
(𝜔𝑓𝑓 + (𝑘𝑝 +
𝑘𝑖
𝑠
) ∙ −𝑈𝑑)) 
(4) 
𝑊𝑖𝑡ℎ ∆𝜔 = (𝜔𝑓𝑓 − 𝜔) → 𝑈𝑑 =
∆𝜔 ∙ 𝑠
1
𝑈 𝑠
2 + 𝑠𝑘𝑝 + 𝑘𝑖
 
(5) 
The transfer function describing the evolution of 𝑈𝑑 in function of the frequency/angular velocity 
variation of the input signal is: 
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𝑇𝐹𝑈𝑑∆𝜔 =
𝑈𝑑
∆𝜔
=
𝑠
1
𝑈 𝑠
2 + 𝑠𝑘𝑝 + 𝑘𝑖
 
(6) 
Therefore, the transfer function linking the estimated angular velocity and a frequency deviation from 
the feed-forward frequency is: 
𝑇𝐹?̂?∆𝜔 =
−𝑠𝑘𝑝 − 𝑘𝑖
1
𝑈 𝑠
2 + 𝑠𝑘𝑝 + 𝑘𝑖
 
(7) 
Since U is absolutely positive, the system will be stable if the regulator coefficients 𝑘𝑝  and 𝑘𝑖  are also 
positive. The dynamic and robustness are determined by the value of these coefficients. The boundary 
condition to no overshoot of the calculated direct component is given by 
𝑘𝑝
2 −
4𝑘𝑖
𝑈
≥ 0 →
𝑘𝑝
2
𝑘𝑖
≥
4
𝑈
 (8) 
The ratio 𝑘𝑝² 𝑘𝑖⁄  is then inversely proportional to the signal amplitude. This means, to maintain de 
same robustness of the system, the controller coefficients ratio 𝑘𝑝  to 𝑘𝑖  has to increase by decreasing 
amplitude and inversely. This gives the idea of implementing an adaptive controller especially in the 
case of a harmonic compensation system where the harmonic’s amplitude is decreasing to zero.    
3 Single-phase delay PLL – dPLL  
 
Figure 2: Block diagram of the single-phase delay PLL - dPLL 
Figure 2 [7] shows the block diagram of the single phase dPLL. This one represents the least 
computational resources consuming PLL algorithm where a sample delay is used to build the Uβ 
component [7]. The sample delay corresponds to one fourth of the input signal rated period. Despite 
its good detection precision behaviour toward a signal phase angle and amplitude step variation, it has 
a constant oscillating error range when it comes to a signal frequency change [7]. This is caused by the 
fixed length delay used to build the rotating quadrature component used by the dq-transformation. 
Using the ¼ cycle delay time on 𝑈𝛼 = 𝑈 cos 𝜔𝑡 to build the Uβ component,  
𝑈𝛽 = 𝑈𝛼(𝑡 −
1
4⁄ 𝑇0) = 𝑈 cos (𝜔(𝑡 −
1
4⁄  𝑇0)) (9) 
Where: ω is the actual angular velocity and T0 the rated time period 
Uβ can also be written using the rated angular velocity ω0 as 
𝑈𝛽 = 𝑈 cos (𝜔𝑡 −
𝜋
2
𝜔
𝜔0
) (10) 
With 𝜔 = 𝜔0(1 + 𝜀𝜔) where 𝜀𝜔  represents the relative angular velocity variation. 
𝜀𝜔 =
𝜔 − 𝜔0
𝜔0
 (11) 
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Using the dq-transformation matrix (equation (1)), the direct voltage component in the dq-frame can 
be written as follow 
𝑈𝑑 = 𝑈 [cos(𝜃) sin(𝜃) − cos(𝜃) sin(𝜃 −
𝜋
2
 𝜀𝜔)] (13) 
𝑊𝑖𝑡ℎ ∆𝜃 = 𝜃 − 𝜃 𝑎𝑛𝑑 𝛼 =
𝜋
4
𝜀𝜔 
𝑈𝑑 = 𝑈 [
1
2
sin(−∆𝜃) −
1
2
sin(−2𝛼 + ∆𝜃) +
1
2
(2 cos(2𝜃 − ∆𝜃 − 𝛼) sin(𝛼))] 
(14) 
Since ∆𝜃 and 𝛼 are very small values, 
𝑈𝑑 = 𝑈(−∆𝜃 + 𝛼) + 𝑈𝛼 cos(2𝜃 − ∆𝜃 − 𝛼) (15) 
This means, 𝑈𝑑 has an oscillatory part 𝑈𝑑𝑑 equals to 𝑈𝛼 cos(2𝜃 − ∆𝜃 − 𝛼) whose frequency is very 
close to the double of the input signal frequency and its amplitude 𝑈 ∙ 𝛼 is proportional to the input 
signal amplitude U and the relative input signal frequency variation to the rated frequency. This 
oscillatory part is considered as measurement disturbance to the stationary part 𝑈𝑑0. 
{
𝑈𝑑𝑑 = 𝑈 ∙ 𝛼 cos(2𝜃 − ∆𝜃 − 𝛼)
𝑈𝑑0 = −𝑈 ∙ ∆𝜃 + 𝑈 ∙ 𝛼
 (16) 
𝑈𝑑0 = −𝑈 (
𝜔
𝑠
−
1
𝑠
(𝜔𝑓𝑓 + (𝑘𝑝 +
𝑘𝑖
𝑠
) ∙ −𝑈𝑑)) + 𝑈 ∙ 𝛼 
𝑈𝑑0 =
(𝜔𝑓𝑓 − 𝜔)𝑠 + 𝛼𝑠
2
1
𝑈 𝑠
2 + (𝑠𝑘𝑝 + 𝑘𝑖)
 
𝑤𝑖𝑡ℎ ∆𝜔 = 𝜔𝑓𝑓 − 𝜔 𝑎𝑛𝑑 𝛼 =
𝜋
4
𝜔 − 𝜔𝑓𝑓
𝜔𝑓𝑓
= −
𝜋
4
∆𝜔
𝜔𝑓𝑓
= 𝐴 ∙ ∆𝜔 
𝑈𝑑0
∆𝜔
=
𝐴𝑠2 + 𝑠
1
𝑈 𝑠
2 + 𝑘𝑝𝑠 + 𝑘𝑖
 
(17) 
This characteristic equation of the transfer function is the same as the one for the dq-PLL, this means 
the dPLL has exactly the same dynamic and robustness as the dqPLL: the Uβ calculation using the 
samples delay cannot lead to the PLL system instability but to inaccuracy. When the input signal 
frequency is equal to the nominal frequency of the PLL, 𝛼 = 0 this induces 𝑈𝑑𝑑 = 0 and 𝑈𝑑0 = −𝑈∆𝜃. 
The dPLL by no frequency deviation has exactly the same results as the dqPLL. 
4 Phase error cancellation methods 
The non-oscillatory expression of the voltage direct component 𝑈𝑑0 given in equation (16) shows that 
applying the standard 𝑈𝑑regulation to zero will automatically lead to a steady phase-shift that equals 
to α.  
−𝑈∆𝜃 + 𝑈𝛼 = 0 →  ∆𝜃 = 𝛼 (18) 
To avoid this permanent error on the signal phase position, one can choose to 
 Change the PI controller set-point to 𝑈𝛼 
 Correct the final output phase position by 𝛼 
 Prevent the appearance of the phase-shift 
4.1 Delay PLL with PI modified regulator’s set-point– dPLL-Csp 
The block diagram depicted on Figure 3 shows the structure of a delay PLL where the regulator set-
point is not zero. The main idea of this method is to regulate the 𝑈𝑑 value to another set-point 𝑈𝑑−𝑠𝑝 
𝑈𝛽 = 𝑈 cos (𝜔𝑡 −
𝜋
2
(1 + 𝜀𝜔)) = 𝑈 sin(𝜔𝑡 −
𝜋
2
 𝜀𝜔) (12) 
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inducing a zero-error estimated angle. Based on equation (18), we can observe that changing the set-
point from 0 to 𝑈𝛼 automatically leads to regulating the phase error to zero. Normally, the input signal 
amplitude U and the relative frequency deviation from the rated frequency are unknown (used to 
calculate α). However, the PLL itself, despite the oscillatory output values, gives good indicators of 
these unknown values: the quadrature component 𝑈𝑞 is very close to the signal amplitude so is the 
estimated angular velocity to the real one therefore the estimated relative angular velocity change. So 
the regulator set-point is given by  
𝑈𝑑−𝑠𝑝 = 𝑈𝑞 ∙ ?̂? 𝑤ℎ𝑒𝑟𝑒 ?̂? =
𝜋
4
𝜀?̂? =
𝜋
4
(
?̂? − 𝜔𝑓𝑓
𝜔𝑓𝑓
 ) (19) 
This methods concentrates only on the offset value 𝛼, this means there will be a remaining oscillatory 
part appearing in the final output angle position since there is no correction for it. 
 
Figure 3: Block diagram of the delay PLL with modified controller set-point 
4.2 Delay PLL with corrected output angle – dPLL-Ca 
Very similar to the dPLL-Csp, this structure (Figure 4) focuses on correcting the final output angle 
without changing the Ud regulator set-point. In this case the correction has absolutely no influence on 
the system computations since the correction is only for the final output value with no feedback loop. 
Our goal being to make sure the PLL is in phase with the input signal, this means no difference between 
the actual phase and the adjusted estimated phase 𝜃𝑐  by the PLL, this means 𝜃 = 𝜃𝑐. 
We know from equation (18)  𝜃 − 𝜃 = ?̂? 
→ 𝜃𝑐 = 𝜃 + ?̂? 𝑤𝑖𝑡ℎ ?̂? =
𝜋
4
(?̂? − 𝜔𝑓𝑓)
𝜔𝑓𝑓
  
(20) 
Just like the previous method, this will correct only the offset value 𝛼 ignoring the oscillations. 
 
Figure 4: Block diagram of the delay PLL with the correction made on the output phase-angle value 
4.3 Delay PLL with corrected voltage β-component – dPLL-CUb 
Any input signal frequency variation from the rated PLL frequency causes oscillating errors on the 
delivered values. This is due to the fixed length delay set for the rated frequency which causes a bad 
estimation of the voltage Uβ component. The two previous methods focus on correcting the 
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consequences of the Uβ bad estimation on the contrary of the following (Figure 5) method that 
concentrates on avoiding the error in the estimation Uβ. 
Equation (12)Error! Reference source not found. gives the expression of Uβ determined directly 
hrough the transfer delay 𝑈𝛽0 
𝑈𝛽0 = 𝑈 sin(𝜔𝑡 −
𝜋
2
 𝜀𝜔) 
= 𝑈 sin(𝜔𝑡) cos (
𝜋
2
 𝜀𝜔) − 𝑈 cos(𝜔𝑡) sin (
𝜋
2
 𝜀𝜔) 
𝑈𝛽0 = 𝑈 sin(𝜔𝑡) cos (
𝜋
2
 𝜀𝜔) − 𝑈𝛼 sin (
𝜋
2
 𝜀𝜔) 
(21) 
In order to have the corrected error-free value 𝑈𝛽𝑐 of Uβ which should be 𝑈 sin(𝜔𝑡), 𝑈𝛽0should be 
corrected. 
𝑈𝛽𝑐 =
𝑈𝛽0 + 𝑈𝛼 sin (
𝜋
2  𝜀𝜔
)
cos (
𝜋
2  𝜀𝜔
)
 (22) 
Exactly as in the two previous cases, the estimated relative frequency variation will be used since the 
exact value is unknown. 
𝑈𝛽𝑐 =
𝑈𝛽0 + 𝑈𝛼 sin (
𝜋
2  𝜀?̂?
)
cos (
𝜋
2  𝜀?̂?
)
 (23) 
 
Figure 5: Block diagram of the delay PLL with the corrected β-component 
5 Performance evaluation  
A 3-phase signal is generated with a frequency of 50Hz, an amplitude of 100 and no phase shift. 0.3 
second later, a magnitude step variation of +20% occurs, followed by a phase step variation of +15° at 
the time 0.4 second. At last comes a relative frequency deviation of +2% at the time 0.7 second. As 
reference value for the angular velocity and signal phase will be taken the signal generator frequency 
times 2π and its integrated value respectively. They are all set for a 50Hz signal (feedforward 
frequency), all the controllers have the same gains kp = 1 rad𝑉
−1s−1  and ki = 25 rad𝑉
−1s−2 and 
the sample delay length is 100(
1
4
∙ (
20 𝑘𝐻𝑧
50 𝐻𝑧
)).  
5.1 Amplitude and phase step variation 
Figure 6 shows the evolution of the phase-error caused by a swell of 20%. All the PLLs (single-phase) 
except the dqPLL (3-phases) exhibits phase error between 1.5 and 2.5 degrees. This error will rapidly 
be reduced under 20ms to less than 0.2 degree. On the other hand, a 15° phase-shift of the input signal 
has nearly the same impact on all the PLLs that need about 100ms  to get the phase-error under 0.5 
degree (Figure 7). These observations show that the different changes made in the dPLL structures do 
not affect the dynamic response to the input signal amplitude and phase variation. 
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Figure 6: PLLs phase-angle response to a voltage swell of 
+20% 
 
Figure 7: PLLs phase-angle response to a phase-jump of 
+15° 
5.2 Frequency variation 
The main focused weakness of the standard dPLL is depicted on Figure 8: any frequency deviation from 
its rated frequency leads to a steady oscillating phase-error. The realised modifications worked as 
expected. The improvement brought by the dPLL-Csp as well as the dPLL-Ca is the cancellation of the 
steady error despite the increase of the oscillations amplitude. However the oscillations amplitude 
remain very small (about 0.25 and 0.35 degree for dPLL-Csp and dPLL-Ca respectively). The best 
correction is performed by the dPLL-Cub where not only the steady offset error but also the oscillations 
disappear. It can also be observed that all the PLLs including the reference dqPLL have the same 
response time to reach their final value. 
 
Figure 8: Phase-angle response to a frequency increase of 2%  
The following figure Figure 9 shows the evolution of the maximum amplitude the oscillating phase 
errors after the 5th harmonic is injected, with different amplitude, into the input signal. First this reveals 
that no PLL is not influenced by harmonics with the dPLL-Ca having the highest sensitivity. The dPLL-
CUb is more accurate than the others single-phase PLLs by no harmonics but becomes very fast less 
accurate than the dPLL-Csp (at about 2.5 % of the 5th harmonic injection). Filtering the control value 𝑈𝑑 
for dPLL-Csp and dPLL-Ca with band-stop filters (since the oscillations frequency range is known) brings 
  8 / 9 
a considerable improvement. As shown on Figure 10, the phase-error is no longer oscillating and is 
zero for a harmonic-free signal. This makes them perfect structures for pre-treated (filtered) input 
signals. One can also observe that their sensitivity is reduced by around 34% and 54% respectively and 
most remarkably the fact that the filtered dPLL-Csp depicts a better accuracy than the dqPLL when 
dealing with distorted input signals. This is caused, in this case, by the large bandwidth of the band-
stop stop filter which reduces also the oscillations in the direct voltage calculation caused by the 5th 
harmonic. 
 
Figure 9: PLLs Peak phase error in function of 5th harmonic 
amplitude 
 
Figure 10: filtered PLLs Peak phase error in function of 5th 
harmonic amplitude 
6 Conclusion 
The identification of the amplitude, frequency and offset value of the steady oscillating error that 
appears by the dPLL when the input signal frequency deviates from its rated frequency, has been 
detailed. The error amplitude is proportional to the input signal amplitude and the relative frequency 
deviation from the rated frequency. Its frequency is very close to the double of the input signal 
frequency and the final phase steady offset value is proportional to the relative frequency variation to 
the rated one. 
Three improvement approaches to correct that steady error have also been proposed and evaluated 
based on their true phase angle error. The error-mitigation structures dPLL-Ca and the dPLL-Csp 
succeed in cancelling the offset error but not the oscillations while the error-preventing structure dPLL-
CUb eliminates also the oscillations. The proposed structures also proved their good performances in 
presence of harmonic disturbances in the input signal. Even though the magnitude of oscillations grows 
proportionally with the level of harmonics content, the PLLs remain stable. For dPLL-Ca and dPLL-Csp, 
filtering the output voltage direct component with band-stop filters considerably improves their 
detection efficiency by cancelling the inherent phase-error oscillations. 
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